




## IL3G375MLP

A low power instantaneous loop (IL), an ideal phase locked loop (PLL) with instantaneous coherence, IP layout block designed in 55 nm process. Salient advances of IL over PLLs, with typical phase tracking, are roughly a millions times faster tracking bandwidth, or ultra phase coordination (UPC). Integrated circuits using IL clocking can now power on in low nanoseconds versus typical milliseconds or longer. With hundred times lower phase noise, integrated circuits can operate more reliably with less jitter, lower power, at higher frequencies.

- Phase coordination (tracking) to 375 MHz
  - Reaching 10,000 times wider than typical PLLs
- Output from 2.5 GHz to 3.5 GHz
- Phase noise reduction of 100 times (track low phase noise of crystal)
- Fractional-n synthesis and unity synthesis




## Interface Ports

<i>Interface</i>	<i>Direction/serial</i>	<i>Description</i>
$\phi_{\text{reference}}$	In	Input or reference clock
Synthesis<3:0>	In/serial	Set frequency synthesis ratio
$\phi_{\text{synthesized}}$	Out	Synthesized output clock

## Performance Specifications (-55 °C to 125 °C, 3 $\sigma$ skew material)



<i>Parameter</i>	<i>Instantaneous Loop</i>	<i>Typical PLL</i>	<i>IL Improvement</i>
Reference Frequency (GHz)	2.5 to 3.5	2.5 to 3.5	
Coordinating/tracking bandwidth <sup>1</sup> (kHz)	375,000 (1/8th $f_{\text{reference}}$ )	150	2500x
Acquisition, startup (lock/settle) time <sup>1</sup> (s)	$2 \cdot 10^{-9}$	$> 2 \cdot 10^{-3}$	$> 10^6$
Jitter peaking/accumulation over tracking bandwidth <sup>2</sup> (time interval error, TIE, plus Rj and Dj period jitter over many cycles)	0.02%	>1%	50x
Phase Noise <sup>3</sup>	$N_0$	$100 \cdot N_0$	100x
Frequency aliasing effects (harmonic distortion)	$0 \cdot P_{\text{transmit}}$ all harmonics, intrinsic to IL	$0.1 \cdot P_{\text{transmit}}$ for 2 <sup>nd</sup> and 3 <sup>rd</sup> harmonic	$\infty$
P/N Differential Skew, across skew corners (ps)	7		
tr/ta (20%-80%) (ps)	80		
Hold-in Range (GHz)	2.7		
Supply (V)	1.2	1.2	
Power Static and Dynamic (mW) <sup>4</sup>	2.5 to 2.9		
Indirect System Power (mW) <sup>5</sup> $P_{\text{System}} = \alpha \cdot P_{\text{Communication}} + \beta \cdot P_{\text{Logic}}$ $P_x = C \cdot V \cdot SR \cdot N_{\text{Drivers}}$	$P_{\text{System}_{\text{Drivers}}}$	$\sim 7 \cdot P_{\text{System}_{\text{Drivers}}}$	7x
Startup Energy (joules)	$2 \cdot 10^{-9} P_{\text{System}}$	$2 \cdot 10^{-3} P_{\text{System}}$	$> 10^6$
Die area ( $\mu\text{m}^2$ ) <sup>2</sup>	180		





<sup>1</sup>IL enables wide coordinating bandwidth and instantaneous acquisition.







"It has been widely known that the traditional PLL inherently has jitter peaking that cannot be eliminated."

M. Lee, et. Al., "Jitter Transfer Characteristics of Delay-locked Loops—Theories and Design Techniques," *IEEE J. of Solid-state Circuits*, Vol. 38, NO. 4, pp. 614-621, Apr. 2003.

*iL, no conflict*  
 as  $\alpha \rightarrow \infty$   
 $\theta_{\text{tracking}}' = \theta_{\text{reference}}'$  (no jitter peaking)





Gaussian Noise, Device and Supply Induced

$$\sigma_w = \frac{(kT)^2}{\lambda} \left( \frac{K'W}{I_D^3} \right)^{\frac{1}{4}} + \sigma_{supply} + \sigma$$

$$\sigma_{\delta_t} = \frac{C}{I_D} \left( \frac{(kT)^2}{\lambda} \left( \frac{K'W}{I_D^3} \right)^{\frac{1}{4}} + \sigma_{supply} + \sigma \right)$$


Damped oscillation of noise, tracking noise more than reference

$$\theta_{tracking} = \frac{z}{z^2 + (\alpha - 2)z + 1} (\sigma_{\delta_t} (z - 1))$$

Jitter accumulation, output jitter caused by time varying phase shifts from device and power supply induced noise which accumulate throughout the loop (jitter accumulation inversely proportional to loop gain)

$\frac{iL}{as \alpha \rightarrow \infty}$   
 $\theta_{tracking} \approx \theta_{reference}$  (negligible jitter accumulation)

<sup>2</sup>Significantly lower jitter peaking and jitter accumulation due to UPC of IL across wider coordinating bandwidth (Reduced TIE and periodic jitter across multiple cycles).



<sup>3</sup>Phase noise is significantly reduced via IL, given same VCO used in both.



<sup>4</sup>Transistor areas for IL, and corresponding power, can be safely reduced using Monte Carlo full loop simulations while maintaining loop stability, which cannot be achieved with PLL designs owing to prohibitive acquisition times.

<sup>5</sup>Owing to significantly lower jitter of IL, the slew rates of drivers can be kept at lower slew rates (SR), thus substantially reducing system power proportional to the number of drivers.

